About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
EOS/ESD 2012
Conference paper
Effect of embedded-sige eSiGeon ESD TLP and VFTLP characteristics of diode-triggered silicon controlled rectifiers DTSCRs
Abstract
Effect of embedded-SiGe eSiGein anode regions of DTSCRs during TLP and VFTLP testing is investigated. 100ns TLP results of DTSCRs with eSiGe show lower parasitic PNP beta, higher trigger voltage, higher holding voltage and premature snapback failure. Turn-on time measured during VFTLP testing is shown not to be affected by eSiGe due to the breakdown of SCR NW to PW/substrate junction during the initial overshoot.