Design for signal integrity: The new paradigm for deep-submicron VLSI design

Abstract

This paper discusses the important noise and reliability issues that are of primary concern in today's deep-submicron VLSI design. A full-chip coupling noise and power supply noise analysis methodology is presented to help the designers preserve signal integrity through noise-conscious design and comprehensive noise checking.