About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
CMOS technology for low voltage/low power applications
Abstract
In this paper, the scaled CMOS as the ideal technology for the low power revolution, is discussed. It is shown that by the proper scaling of the CMOS devices, improved performance, power, and density can be achieved SIMULTANEOUSLY. The above scaling is made possible by; the reduction of the supply voltage, and the improved manufacturing tolerance and minimum dimensions. The reduction of the supply voltage is needed to lower the power dissipation per device and to maintain adequate reliability at improved performance. The CMOS technologies ranging from 0.25 μm CMOS 2.5V down to 0.1 μm 1.XV on bulk and SOI (Silicon On Insulator) are presented. Over two orders of magnitude improvement in power x delay (mW/MIPS) is expected by the scaling of CMOS down to the 0.1 μm (Leff) regime.