Challenges and advances in electrical interconnect analysis

Abstract

A growing need exists for electrical interconnect analysis (EIA) for chips, packages and printed circuit boards. In this short tutorial we review key issues regarding EIA for VLSI parasitic circuits. We give a general introduction of important aspects for technologies with different performances and then we review some issues of concern for state of the art high performance chips and packages.