About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Topical Meeting EPEPS 1995
Conference paper
Importance of retardation in PEEC models for electrical interconnect and package (EIP) applications
Abstract
Partial Element Equivalent Circuit (PEEC) models have been employed in both the EMI (Electro-Magnetic Interference) as well as the EIP (Electrical Interconnect and Package) areas. It is generally assumed that the retardation between the circuit elements can be ignored for EIP problems since the radiated fields are not of interest for this application. In this paper, we give some insight into the importance of retardation for EIP problems.