PaperTuning Strategies for Global Interconnects in High-Performance Deep-Submicron ICsAndrew B. Kahng, Sudhakar Muddu, et al.VLSI Design
Conference paperHybrid 8-bit floating point (HFP8) training and inference for deep neural networksXiao Sun, Jungwook Choi, et al.NeurIPS 2019
Conference paperCompensated-DNN: Energy efficient low-precision deep neural networks by compensating quantization errorsShubham Jain, Swagath Venkataramani, et al.DAC 2018
PaperDNNDaSher: A Compiler Framework for Dataflow Compatible End-to-End Acceleration on IBM AIUSanchari Sen, Shubham Jain, et al.IEEE Micro
