Conference paper
Performance test case generation for microprocessors
Pradip Bose
VTS 1998
A method for multilevel validation and testing of architectural timing models (timers) coded to predict cycles-per-instruction performance of CMOS RISC processors, is described. Establishment of cause and effect relationships in terms of modal defects and associated fault signatures, verification of steady-state behavior pipeline flow against analytically predicted signatures using a derived application-based test loop kernels and verification of the 'core' parameters of pipeline-level machine organization using derived synthetic test cases, are emphasized.
Pradip Bose
VTS 1998
Inbal Ronen, Elad Shahar, et al.
SIGIR 2009
Leo Liberti, James Ostrowski
Journal of Global Optimization
Robert G. Farrell, Catalina M. Danis, et al.
RecSys 2012