About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 2008
Conference paper
Access transistor design and optimization for 65/45nm high performance SOI eDRAM
Abstract
A 65mn prototype embedded DRAM macro on partially depleted SOI (PD-SOI) substrate capable of <2.0ns latency and the enabling cell technology have been described previously [1,2]. In this paper, we focus on the cell design and optimization for best retention and performance which have been extended to the 45nm node. © 2008 IEEE.