About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSID/Embedded 2004
Conference paper
A novel technique for steady state analysis for VLSI circuits in partially depleted SOI
Abstract
This paper presents a computationally efficient technique for accurate analysis of floating-body partially depleted SOI (PD/SOI) CMOS circuits in steady state operating mode. The basic algorithm and techniques to improve the convergence and reduce simulation time are described. The methodology provides over 2 orders of magnitude improvement in simulation time compared with straightforward circuit simulation for large multiple-input circuit macros and SRAMs, thus allowing accurate analysis/assessment of the history efffect in PD/SOI CMOS circuits and body voltage and Vt drifts in sensitive circuits.