About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 1992
Conference paper
A high performance epitaxial SiGe-base ECL BiCMOS technology
Abstract
In this work we present a high speed, self-aligned SiGe epitaxial-base ECL BiCMOS technology in which we achieved a record 18.9 ps ECL gate delay at 7.7 mW, 59 GHz peak fmax, 50 GHz peak fT, and 0.25 mu m-channel CMOS devices with transconductances of 240 mS/mm for the nFET and 140 mS/mm for the pFET. Key technology features include a dielectric-filled deep and shallow trench isolation, a polysilicon-emitter SiGe-epitaxial-base NPN, a low-thermal-cycle 0.25 mu m-channel CMOS, a self-aligned silicide on extrinsic base and Source/Drain/Gate, a thin Ti/W local interconnect combined with two metal levels of AlCu, a nitride/oxide decoupling capacitor, and polysilicon resistors. This BiCMOS process is the highest level of integration and performance yet achieved in a SiGe-base technology.