Publication
VLSI Circuits 2010
Conference paper

A compact 6 GHz to 12 GHz digital PLL with coupled dual-LC tank DCO

View publication

Abstract

A digital PLL, realized in 45nm SOI CMOS, features a dual LC-tank DCO with nested inductors, achieving an octave of tuning range and area of 0.111 mm 2. Digital control of coupled LC-tanks creates new capabilities, enabling a 10% increase in tuning range and a 28 times reduction of DCO gain. The rms jitter, integrated from fc/1667 to fc/2, is 362 fs at 12 GHz and 274 fs at 6 GHz. © 2010 IEEE.

Date

Publication

VLSI Circuits 2010

Authors

Share