About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Integration, the VLSI Journal
Paper
A backtracing-oriented procedure for the analysis of combinational gate-level designs
Abstract
We present an approach to the analysis of combinational gate-level designs, which produces information conducive to the acceleration of the backtracing process, pervasive in automatic test pattern generation algorithms. This analysis yields information which can be used to make intelligent decisions within the search space spanned by the backtracing process. A procedure which embodies this approach is presented, together with experimental results. © 1994.