About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Technology 2005
Conference paper
A 0.168μm 2/0.11μm 2 highly scalable high performance embedded DRAM cell for 90/65-nm logic applications
Abstract
A high performance embedded DRAM cell has been developed in 90nm technology using a pass transistor with standard 2.2nm gate oxide and trench capacitor. This device offers 25% on-current improvement with 1.5V wordline boosted voltage, and reduces the cell size by 10%. Measured data retention of >200μs is ideal for 200+MHz random access cycle embedded DRAM macro with a concurrent refresh mode. The scalability of the cell to 0.11μm 2 in 65-nm node is also demonstrated. ©2005 IEEE.