About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ESSCIRC 2008
Conference paper
5.75 to 44Gb/s quarter rate CDR with data rate selection in 90nm bulk CMOS
Abstract
This paper presents a quarter rate clock/data recovery (CDR) circuit for plesiochronous serial I/O-links. This 2x-oversampled phase-tracking CDR, implemented in 90nm bulk CMOS technology, covers the whole range of data rates from 5.75 to 44Gb/s thanks to a data rate selection logic. A bit error rate < 10-12 was verified up to 38Gb/s using a 27-1 PRBS pattern. The CDR is able to track a maximum frequency deviation of ±615ppm between incoming data and reference clock. © 2008 IEEE.