About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 2002
Conference paper
50 Gb/s SiGe BiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial communication systems
Abstract
50 Gb/s SiGe BiCMOS 4:1 multiplexer and 1:4 demultiplexer were discussed for serial communication systems. Serial communication system can fulfil the demand for higher userend bandwidth and higher capacity network. Demultiplexer (DMUX) ICs chips target SONET OC-768 applications and are able to operate error free beyond 50Gb/s. It uses a tree architecture with a recursive series of 1:2 demultiplexer stages. It also uses a half-rate input clock for the first 1:2 demultiplexing stage.