Conference paper
Controlling floating-body effects for 0.13μm and 0.10μm SOI CMOS
S.K.H. Fung, N. Zamdmer, et al.
IEDM 2000
Paper
14.9 ps/2.2 mW charge-buffered active-pull-down ECL circuit
Abstract
An ECL circuit with a charge-buffered active-pull-down emitter-follower stage is described. Implemented in a 0-8 /an double-poly trench-isolated selfaligned bipolar process, unloaded gate delays of 14.9ps/2.2mW, 20.7ps/1.2mW, and 24.5ps/0.77mW have been achieved. © 1992, The Institution of Electrical Engineers. All rights reserved.
Related
C.T. Chuang, Ken Chin, et al.
IEEE Journal of Solid-State Circuits
Satish Kumar, Rajiv V. Joshi, et al.
ICICDT 2007
R.V. Joshi, F. Yee, et al.
IEEE International SOI Conference 2002