High-Speed I/O Links
Designing the next generation High-Speed I/O Links targeting low power consumption, low latency and small silicon area.
Designing the next generation High-Speed I/O Links targeting low power consumption, low latency and small silicon area.
Developing a new chiplet integration technology using silicon bridge for advanced semiconductor packaging.