A software-defined SoC memory bus bridge architecture for disaggregated computingDimitris SyrivelisKostas Katriniset al.2018AISTECS 2018