Design considerations of scaled sub-0.1 μm PD/SOI CMOS circuitsC.T. ChuangR.V. Joshiet al.2003ISQED 2003