NanoStack Transistor Architecture for CMOS 7A Node and BeyondS. RebohC. Zhanget al.2025VLSI Technology and Circuits 2025
A Perspective on Interconnect Scaling Challenges in the NanoStack Transistor Era AP/DFM: Advanced Patterning/Design for Manufacturing (Design-Technology Co-Optimization)Nicholas A. LanzilloShahrukh Khanet al.2025ASMC 2025