Logic optimization by output phase assignment in dynamic logic synthesisR. PuriAndrew Bjorkstenet al.1996ICCAD 1996
A BDD SAT solver for satisfiability testing: An industrial case studyRuchir PuriJun Gu1996Ann. Math. Artif. Intell.