On the retention time distribution of dual-channel vertical DRAM technologiesJ. BeintnerY. Liet al.2003VLSI-TSA 2003