A 45nm low cost low power platform by using integrated dual-stress-liner technologyJ. YuanS.S. Tanet al.2006VLSI Technology 2006
Stress proximity technique for performance improvement with dual stress liner at 45nm technology and beyondX. ChenS. Fanget al.2006VLSI Technology 2006