Publications

Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing

• • H.S. Yang
  • R. Malik
  • et al.
• 2004
• IEDM 2004