Publication
SISPAD 2014
Conference paper

Verilog-A compact model for oxide-based resistive random access memory (RRAM)

View publication

Abstract

We demonstrate a dynamic Verilog-A RRAM compact model capable of simulating real-time DC cycling and pulsed operation device behavior, including random variability that is inherent to RRAM. This paper illustrates the physics and capabilities of the model. The model is verified using different sets of experimental data. The DC/Pulse parameter fitting methodology are illustrated.

Date

Publication

SISPAD 2014