About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ASMC 2013
Conference paper
Use of performance path test to optimize yield
Abstract
Performance path test provides an innovative alternative to PSRO performance screens and functional pattern test for manufacturing performance screening. The process window sigma associated with a desired screen point is used in a special timing run to create the expected delay for paths in the product. These expected delays are used to screen products. Products passing this test will meet requirements in client applications. Parts that fail will not meet product design assumptions and are not shipped. Performance path test avoids yield loss, false accept, and false reject problems associated with use of edge PSRO monitors. © 2013 IEEE.