About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
JVSTB
Paper
Sub-20 nm silicon patterning and metal lift-off using thermal scanning probe lithography
Abstract
The most direct definition of a patterning process' resolution is the smallest half-pitch feature that is capable of transferring onto the substrate. Here, the authors demonstrate that thermal scanning probe lithography (t-SPL) is capable of fabricating dense line patterns in silicon and metal lift-off features at sub-20 nm feature size. The dense silicon lines were written at a half pitch of 18.3 nm to a depth of 5 nm into a 9 nm polyphthalaldehyde thermal imaging layer by t-SPL. For processing, the authors used a three-layer stack comprising an evaporated SiO2 hardmask, which is just 2-3 nm thick. The hardmask is used to amplify the pattern into a 50 nm thick polymeric transfer layer. The transfer layer subsequently serves as an etch mask for transfer into silicon to a depth of ≈65 nm. The line edge roughness (3σ) was evaluated to be less than 3 nm both in the transfer layer and in silicon. The authors also demonstrate that a similar three-layer stack can be used for metal lift-off of high resolution patterns. A device application is demonstrated by fabricating 50 nm half pitch dense nickel contacts to an InAs nanowire.