About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
CACM
Paper
Stack Processing Techniques in Delayed-Staging Storage Hierarchies
Abstract
A special case of nonlinear storage hierarchies, delayed-staging (DS) hierarchies, is introduced. These hierarchies allow the presence of extra paths between the fastest storage levels and the central processing unit permitting some parallelism in the flow of data through the hierarchy. The concept of stack algorithms in linear hierarchies (which are shown to be a special case of the DS setup) is reviewed and formally extended to include two-level DS configurations, thus allowing the application of Stack Processing techniques to gather fault ratio statistics efficiently. The proof of the applicability of stack algorithms to DS hierarchies is constructive, and leads to an algorithm that may be used in the process of gathering statistics through simulation runs. © 1983, ACM. All rights reserved.