About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Technology 2005
Conference paper
SRAM Cell Design for Stability Methodology
Abstract
SRAM stability during word line disturb (access disturb) is becoming a key constraint for V DD scaling [1], Figure 1 illustrates the access disturb mechanism. In this paper we present a design methodology for SRAM stability during access disturb. In this methodology, the SRAM Access Disturb Margin (ADAM) is defined as the ratio of the magnitude of the critical current to maintain SRAM stability (I CRIT) to the sigma of I CRIT. Using ADM as a figure of merit, this methodology enables one to project the cell stability margin due to process variations, e.g. V T variation, during design of a SRAM cell. Using statistical analysis, the required stability margin for an application requirement such as array size and available redundancy can be estimated. Direct cell probing and array test can be used to verify that the stability target is met. ©2005 IEEE.