About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
EOS/ESD 2000
Conference paper
Silicon-on-insulator dynamic threshold ESD networks and active clamp circuitry
Abstract
Electrostatic discharge (ESD) protection circuits of silicon-on-insulator (SOI) active clamp networks is discussed. Active and passive clamps limit overshoot and undershoot phenomenon for improved functional performance and ESD protection. Results revealed that lateral SOI diode structures provide very low RON resistance, reducing the peak voltage observed from the SOI active clamp network.