About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE T-DMR
Paper
Reliability challenges for CMOS technology qualifications with hafnium oxide/titanium nitride gate stacks
Abstract
It has been demonstrated that the introduction of HfO 2/TiN gate stacks into CMOS technologies provides the means to continue with traditional device gate length scaling. However, the introduction of HfO 2 as a new gate dielectric and TiN as a metallic gate electrode into the gate stack of FETs brings about new challenges for understanding reliability physics and qualification. This contribution summarizes recent advances in the understanding of charge trapping and defect generation in HfO 2/TiN gate stacks. This paper relates the electrical properties to the chemical/physical properties of the high-ε dielectric and discusses test procedures specifically tailored to quantify gate stack reliability of HfO 2 TiN gate stacks. © 2006 IEEE.