About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICCD 1997
Conference paper
Practical issues of interconnect analysis in deep submicron integrated circuits
Abstract
In this paper, we review the algorithms and methodologies used for interconnect analysis in deep submicron integrated circuits. In particular, we examine the techniques that have been practically used for static timing and static noise analysis in the design of high-performance microprocessors. We also consider the technology and performance trends which are driving us toward more sophisticated algorithms and more complex analysis for interconnect.