About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Physical and predictive models of ultra thin oxide reliability in CMOS devices and circuits
Abstract
The physics and statistics of dielectric wearout and breakdown in ultra thin SiO2-based gate dielectrics is reviewed. The measurements of the voltage dependence of the defect generation rate and critical defect density, are given allowing better modeling of the voltage dependence of the time-to-breakdown. Such measurements are used to guide the technology development prior to the manufacturing stage.