About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE JSSC
Paper
Multiple Word/Bit Line Redundancy for Semiconductor Memories
Abstract
Multiple word/bit line redundancy techniques at the chip level are shown to be powerful enough to obtain good yields for chips with much higher rates of faults/chip than without redundancy. This is possible because, in many instances, chips which are rejected as being bad still have a high percentage of usable bits on them. The redundancy techniques described consist of putting spare decoders and spare word and bit lines on a chip in order to be able to replace defective lines of the chip with good lines while still maintaining the same address. Based on a first-pass design of a 16K chip, a significant improvement in the number of usable bits per wafer appears possible. The leverage for improvement is shown to be strongly dependent upon the type of cell, the layout, and the technology used. Copyright © 1978 by The Institute of Electrical and Electronics Engineers, Inc.