Haihua Su, Sachin S. Sapatnekar, et al.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Power grids for sub-micron large integrated circuits are performance limiting factors due to the large power dissipated (e.g. 100 W at 1.8 V). The analysis of such power grids is important in order to predict and possibly improve the performance. Current classical analysis methods are falling behind as grids become ever larger. This paper proposes a new efficient analysis method suitable for both DC and transient simulation of large power grids.
Haihua Su, Sachin S. Sapatnekar, et al.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Sani R. Nassif
SISPAD 2006
Shayak Banerjee, Zhuo Li, et al.
ICCAD 2013
Fadi J. Kurdahi, Ahmed M. Eltawil, et al.
ISQED 2006