Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

Keith A. Jenkins; James P. Eckhardt

doi:10.1109/54.844337

IEEE Design and Test of Computers

Paper

01 Apr 2000

Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

View publication

Abstract

Excessive "jitter," caused primarily by power supply noise, can detract from the advantages of phase-locked loops. Moreover, in a multichip system, the accumulated phase error must be measured - not just the jitter.

Paper

A Faraday cage isolation structure for substrate crosstalk suppression

Joyce H. Wu, Jörg Scholvin, et al.

IEEE MWCL

Paper

Spiral inductors and transmission lines in silicon technology using copper-damascene interconnects and low-loss substrates

Joachim N. Burghartz, Daniel C. Edelstein, et al.

IEEE T-MTT

Conference paper

On-chip circuit for monitoring frequency degradation due to NBTI

Kevin Stawiasz, Keith A. Jenkins, et al.

IRPS 2008

Conference paper

Timing analysis of a microprocessor PLL using high quantum efficiency Superconducting Single Photon Detector (SSPD)

Peilin Song, Franco Stellari, et al.

ISTFA 2004

View all publications

Abstract

Related

A Faraday cage isolation structure for substrate crosstalk suppression

Spiral inductors and transmission lines in silicon technology using copper-damascene interconnects and low-loss substrates

On-chip circuit for monitoring frequency degradation due to NBTI

Timing analysis of a microprocessor PLL using high quantum efficiency Superconducting Single Photon Detector (SSPD)