Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

Keith A. Jenkins; James P. Eckhardt

doi:10.1109/54.844337

IEEE Design and Test of Computers

Paper

01 Apr 2000

Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

View publication

Abstract

Excessive "jitter," caused primarily by power supply noise, can detract from the advantages of phase-locked loops. Moreover, in a multichip system, the accumulated phase error must be measured - not just the jitter.

Paper

Enhanced performance in epitaxial graphene FETs with optimized channel morphology

Yu-Ming Lin, Damon B. Farmer, et al.

IEEE Electron Device Letters

Conference paper

Record high RF performance for epitaxial graphene transistors

Yanqing Wu, Damon Farmer, et al.

IEDM 2011

Conference paper

A scalable, digital BIST circuit for measurement and compensation of static phase offset

Keith A. Jenkins, Lionel Li

VTS 2009

Paper

RF potential of a 0.18-μm CMOS logic device technology

Joachim N. Burghartz, Michael Hargrove, et al.

IEEE Transactions on Electron Devices

View all publications

Abstract

Related

Enhanced performance in epitaxial graphene FETs with optimized channel morphology

Record high RF performance for epitaxial graphene transistors

A scalable, digital BIST circuit for measurement and compensation of static phase offset

RF potential of a 0.18-μm CMOS logic device technology