Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

Keith A. Jenkins; James P. Eckhardt

doi:10.1109/54.844337

IEEE Design and Test of Computers

Paper

01 Apr 2000

Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

View publication

Abstract

Excessive "jitter," caused primarily by power supply noise, can detract from the advantages of phase-locked loops. Moreover, in a multichip system, the accumulated phase error must be measured - not just the jitter.

Conference paper

Carbon based graphene nanoelectronics technologies

Chun Yung Sung, Yu-Ming Lin, et al.

VLSI-TSA 2010

Conference paper

Record high RF performance for epitaxial graphene transistors

Yanqing Wu, Damon Farmer, et al.

IEDM 2011

Paper

Frequency response of top-gated carbon nanotube field-effect transistors

Dinkar V. Singh, Keith A. Jenkins, et al.

IEEE TNANO

Paper

A clock distribution network for microprocessors

Phillip J. Restle, Timothy G. McNamara, et al.

IEEE Journal of Solid-State Circuits

View all publications

Abstract

Related

Carbon based graphene nanoelectronics technologies

Record high RF performance for epitaxial graphene transistors

Frequency response of top-gated carbon nanotube field-effect transistors

A clock distribution network for microprocessors