Publication
IEEE TC
Paper

Mathematical “Lower Bounds” and the Logic Circuit Designer

View publication

Abstract

The use of published theorems on least times to perform arithmetic operations as aids in optimizing logic circuit designs is discussed. An illustrative example is presented involving the optimum maximum fan-in of circuits in a binary adder. © 1970, IEEE. All rights reserved.

Date

01 Jan 1970

Publication

IEEE TC

Authors

Share