About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Transactions on Magnetics
Paper
Major-minor loop, single-level-masking bubble chip
Abstract
A major-minor loop chip design is presented which requires one high resolution masking step and no critical mask alignments. This design may therefore be implemented with electron- beam, X-ray, or deep-UV conformable-contact lithography to define the submicron linewidths required in ultra-high density devices. Chips with 20-μm period were fabricated with a layered Au-first, NiFe-second structure in a design which provided 6 percent overall margins; substitution of an improved merge component would allow a 10 percent margin overlap of all functions. Tests of components with 8μm periods show margins of similar percentage values. Current requirements for the devices are low (10 mA for 8 μm period) so that the designs appear extendable to much higher densities. Copyright © 1978 by The Institute of Electrical and Flectronics Engineers, Inc.