Anupam Gupta, Viswanath Nagarajan, et al.
Operations Research
Reduced power dissipation relative to the field-effect transistor (FET) is a key attribute that should be possessed by any device that has a chance of supplanting the FET as the ubiquitous building block for complex digital logic. We outline the possible physical approaches to achieving this attribute, and illustrate these approaches by citing current exploratory device research. We assess the value of the key exploratory research objectives of the semiconductor industry-sponsored Nanoelectronics Research Initiative (NRI) in the light of this pressing need to reduce dissipation in future digital logic devices. © 2006 IEEE.
Anupam Gupta, Viswanath Nagarajan, et al.
Operations Research
Michael C. McCord, Violetta Cavalli-Sforza
ACL 2007
Yun Mao, Hani Jamjoom, et al.
CoNEXT 2006
Alessandro Morari, Roberto Gioiosa, et al.
IPDPS 2011