About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISCAS 2016
Conference paper
Impact of CNT process imperfection on circuit-level functionality and yield
Abstract
Carbon nanotube field effect transistor (CNFET) is one of the most promising emerging technologies, which can potentially outperform the conventional silicon technology with higher speed and lower power. However, most emerging technologies, including CNFETs, often face the challenge of lower device yield due to imperfect material processing. This paper studies the impact of imperfection of CNT substrates based on a recently developed CMOS-compatible self-assembly process on the CNFET CMOS circuit functionalities, and provide a methodology to estimate material and process requirements according to the circuit-level yield target.