About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
COMCAS 2011
Conference paper
High conversion gain high suppression SiGe based balanced cascode frequency quadrupler at 60-77GHz
Abstract
This paper demonstrates a frequency multiplier by four (quadrupler) with a cascade topology that exhibits a high conversion gain and high suppression for the 60-77 GHz. Most of the repotted balanced frequency multiplier at mmWave range are frequency doublers, which means that an additional stage have to be used in order to get higher frequency multiplication factor. An additional stage will come at the expense of chip area, power consumption and will have relatively low conversion gain due to the cascading of to multiplying stages. Typically an additional amplifying and filter will have to be used between the stages. Furthermore, each doubler stage has to be tuned for a different frequency range. Finally, the resulting conversion efficiency will be low, thus forcing us to add additional amplifying stages at the forth harmonic. © 2011 IEEE.