About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ECS Transactions
Paper
Hierarchical timing signoff in high performance ASIC design
Abstract
HATS and it is application on a 16.77mm x 16.77mm 32nm chip (chip X) will be introduced in this paper. HATS stands for Hierarchical Abstract Timing Signoff. It is a new methodology used to perform timing signoff on an ASIC without the need to do full chip timing runs, which tend to have high memory requirements and long run times on large, complex ASICs. 80% memory and 70% run time are saved in chip X with HATS, with good STA quality. © 2014 The Electrochemical Society.