About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
CICC 2013
Conference paper
From 2D-planar to 3D-non-planar device architecture: A scalable path forward?
Abstract
The microelectronics industry is in the process of transitioning from 2D-planar devices to 3D-non-planar (FinFET). In this paper, a metric is developed to assess the impact of scaling and device performance on chip (circuit) power as it is migrated node-to-node. The impact of node migration is assessed at product level as it is moved from 32 nm (2D-planar) to 22 nm (3D-non-planar device). Some of the limitations of the existing 22 nm 3D-device is reviewed that may explain some of the short comings in the product performance. Going forward it is critical that in two areas the FinFET needs to be improved: Multi-VT implementation and move away from the tapered fin shape. © 2013 IEEE.