About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 1986
Conference paper
EXPERIMENTAL TECHNOLOGY AND CHARACTERIZATION OF SELF-ALIGNED 0. 1 mu M-GATE-LENGTH LOW-TEMPERATURE OPERATION NMOS DEVICES.
Abstract
Results are presented from work aimed at demonstrating the feasibility of a Si FET technology in the 0. 1- mu m-gate-length regime. Self-aligned, n-channel polysilicon gated MOSFETs were designed for optimum operation at cryogenic temperatures (77 degree K) with reduced power-supply levels. A variety of test chips were assembled and several wafers processed. Direct-write electron-beam lithography was used to pattern all levels. The shortest devices fabricated had gate lengths of 70 nm. Measured device characteristics yielded over 750-mS/mm transconductance.