About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ESSDERC/ESSCIRC 2023
Workshop paper
EMULATING SYNAPSES: BEOL Integration of ferroelectric tunnel junctions with synaptic functionality
Abstract
Implementing synaptic functionalities using CMOS compatible ferroelectric materials: in neuromorphic hardware, synaptic weights are defined by the conductance of reprogrammable, analog resistive memories. In Ferroelectric Tunnel Junctions, programming the fraction of domains whose ferroelectric polarization is directed towards one electrode, allows to control the conductance of the later. Two concepts are presented: first, in the "double-layer", the electron tunnel through a ultra-thin (1-4 nm) dielectric layer. In the second concept, the ferroelectric thin film itself is as thin as 3-5 nm. Both technologies are integrated in the Back-End-Of-Line.