About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
EOS/ESD 1999
Conference paper
Electrostatic discharge (ESD) protection in silicon-on-insulator (SOI) CMOS technology with aluminum and copper interconnects in advanced microprocessor semiconductor chips
Abstract
The electrostatic discharge (ESD) robustness in silicon-on-insulator high-pin- count high-performance semiconductor chips is investigated. CMOS-on-SOI ESD protection networks were first constructed in a 2.5 V CMOS logic technology with a 0.25 μm effective channel length technology. A second advanced 330 MHz 1.8 V RISC-based microprocessor was mapped from bulk CMOS to SOI technology. The ESD results demonstrated that sufficient ESD protection levels are achievable in SOI microprocessors using lateral ESD SOI polysilicon-bound gated diodes without the need for additional masking steps, process implants or ESD design area.