About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
DRAM variable retention time
Abstract
A DRAM bit has variable retention time (VRT) when the memory cell leakage, which determines how long a cell can retain information, varies with time. This paper reports on a study of VRT in cells from 4Mbit and 16 Mbit DRAM chips produced by a variety of manufacturers and in a number of technologies including trench capacitor and stacked capacitor cells. VRT cells were found on all chips. This paper describes the detection and characterization of two classes of VRT cells: 2-state and multi-state VRT cells, and presents a model containing 4 activation energies and 3 pre-factors that describes the temperature dependence of retention times and transition rates for the 2-state VRT cells. A description of new test techniques and the analysis needed to detect and study VRT are provided as well as examples from typical 4 Mbit chips.