Sandip Kundu
IEEE Transactions on VLSI Systems
Circuit delays and timing skews in input changes influence the choice of tests to detect transistor stuck-open faults in static CMOS circuits. Tests that detect transistor stuck-open faults independent of the delays in the circuit under test are called robust tests. Robust tests may not exist for all transistor stuck-open faults in CMOS circuits. This problem may be redressed if care is taken at the time of design. Earlier a robust testable design was proposed for single output functions based on primitive gates that could meet any fan-in constraint. It is known that parity gates such as Exclusive-OR or Exclusive-NOR require the same amount of area as primitive gates (NANDor NOR)I. n this paper we propose a testable design for multioutput functions using parity gates that will always produce a realization with robust tests. The use of parity gates allows more logic sharing among various outputs than would have been possible otherwise. © 1989 IEEE
Sandip Kundu
IEEE Transactions on VLSI Systems
Sandip Kundu, Sudhakar M. Reddy
IEEE Design and Test of Computers
Sandip Kundu, Uttam Ghoshal
EDTC 1997
Sandip Kundu
Integration, the VLSI Journal