About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
FTDCS 1995
Conference paper
Design methodology for protocol processors
Abstract
New communication protocols such as FCS (Fibre Channel Standard), and ATM (Asynchronous Transfer Mode), are the emerging gigabit network standards. The emergence of these gigabit speed networks has resulted in increased communication processing requirements. Numerous architectures have been developed (using transputers, multiple microprocessors, VLSI, or high performance host machine) to meet such processing requirements. In this paper, We classify those architectures and discuss their pros and cons. We also propose an architecture using homogeneous multi-processors in a single VLSI chip. Given the state-of-the-art in CAD (Computer Aided Design) systems and the wide acceptance of IEEE VHDL (VHSIC Hardware Description Language) as the industry standard, it is now possible to build VHDL macro libraries and use them in designing environment-specific VLSI protocol processors. Libraries of behavioral models, typically used in simulating modules and adapter cards, can also be re-utilized in order to make the design process shorter, simpler and more cost-effective. We call this approach CVDS (Communication VLSI Design System).