About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICICDT 2004
Conference paper
Design and implementation of the POWER5™ microprocessor
Abstract
The design and implementation of the POWER™, the next generation of IBM's POWER microprocessors were discussed. It was shown that this design sets a latest standard of server performance by incorporating simultaneous multithreading (SMT). The detailed analysis of workload simulation, power grid characteristics and macro-level power ensured adequate decoupling for induced noise. It was found that the exact duration of intensity and mechanism of each response is fully programmable. It also provides timely and flexible protection for 1-64w systems while minimizing performance impact because the throttling response requires no software or service processor intervention.